

# M95256 M95128

# 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock

# **FEATURES SUMMARY**

- Compatible with SPI Bus Serial Interface (Positive Clock SPI Modes)
- Single Supply Voltage:  $\blacksquare$ 
	- $-4.5$  to 5.5V for M95xxx
	- $-$  2.5 to 5.5V for M95xxx-W
	- $-$  1.8 to 5.5V for M95xxx-R
- **High Speed**  $\blacksquare$
- $\equiv$ 10MHz Clock Rate, 5ms Write Time
- Status Register
- Hardware Protection of the Status Register
- BYTE and PAGE WRITE (up to 64 Bytes)  $\blacksquare$
- Self-Timed Programming Cycle  $\blacksquare$
- Adjustable Size Read-Only EEPROM Area
- **Enhanced ESD Protection**
- More than 100000 Erase/Write Cycles
- More than 40-Year Data Retention  $\blacksquare$

## **Table 1. Product List**



# **Figure 1. Packages**



# **TABLE OF CONTENTS**



 $\sqrt{27}$ 



<u> 1980 - Jan Barat, prima a pr</u>

 $\overline{M}$ 

# M95256, M95128



 $\sqrt{M}$ 

# **SUMMARY DESCRIPTION**

These electrically erasable programmable memo-<br>ry (EEPROM) devices are accessed by a high<br>speed SPI-compatible bus. The memory array is organized as 32768 x 8 bit (M95256) and 16384 x 8 bit (M95128).

The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D<br>and Q, as shown in Table 2. and Figure 2..

The device is selected when Chip Select  $(\overline{S})$  is taken Low. Communications with the device can be interrupted using Hold (HOLD).

#### Figure 2. Logic Diagram



#### Figure 3. DIP, SO and TSSOP Connections



Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

#### **Table 2. Signal Names**



*ST* 

## **SIGNAL DESCRIPTION**

During all operations, V<sub>CC</sub> must be held stable and within the specified valid range:  $V_{CC}(min)$  to  $Vcc(max)$ .

All of the input and output signals must be held High or Low (according to voltages of V<sub>IH</sub>, V<sub>OH</sub>, V<sub>IL</sub> or  $V_{\Omega}$ , as specified in Table 13. to Table 17.). These signals are described next.

Serial Data Output (Q). This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial  $Clock(C)$ .

Serial Data Input (D). This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

Serial Clock (C). This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

Chip Select  $(\overline{S})$ . When this input signal is High, the device is deselected and Serial Data Output

(Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select  $(\overline{S})$  Low selects the device, placing it in the Active Power mode

After Power-up, a falling edge on Chip Select (S) is required prior to the start of any instruction.

Hold (HOLD). The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  driven Low.

Write Protect  $(\overline{W})$ . The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

This pin must be driven either High or Low, and must be stable during all write instructions.

**AVI** 

## **CONNECTING TO THE SPI BUS**

These devices are fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select  $(\overline{S})$  goes Low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output

(Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 4. shows three devices, connected to an MCU, on a SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the others being high impedance.





Note: The Write Protect  $\overline{W}$  and Hold  $\overline{HOLD}$  signals should be driven. High or Low as appropriate.

*ky* 

## **SPI Modes**

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

- CPOL=0, CPHA=0  $\frac{1}{2}$
- CPOL=1, CPHA=1  $\equiv$

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock  $(C).$ 

The difference between the two modes, as shown in Figure 5., is the clock polarity when the bus master is in Stand-by mode and not transferring data:

*ST* 

- C remains at 0 for (CPOL=0, CPHA=0)  $\equiv$
- $\frac{1}{1}$ C remains at 1 for (CPOL=1, CPHA=1)



#### Figure 5. SPI Modes Supported

## **OPERATING FEATURES**

#### Power-up

When the power supply is turned on, V<sub>CC</sub> rises from V<sub>SS</sub> to V<sub>CC</sub>.

During this time, the Chip Select  $(\overline{S})$  must be allowed to follow the  $V_{CC}$  voltage. It must not be allowed to float, but should be connected to  $V_{CC}$  via a suitable pull-up resistor.

As a built in safety feature, Chip Select  $(\overline{S})$  is edge sensitive as well as level sensitive. After Powerup, the device does not become selected until a falling edge has first been detected on Chip Select  $(\overline{S})$ . This ensures that Chip Select  $(\overline{S})$  must have been High, prior to going Low to start the first operation.

#### Power On Reset: V<sub>CC</sub> Lock-Out Write Protect

In order to prevent data corruption and inadvertent Write instructions during Power-up, a Power On Reset (POR) circuit is included. The internal reset is held active until  $V_{CC}$  has reached the Power On Reset (POR) threshold voltage, and all operations are disabled - the device will not respond to any instruction. In the same way, when  $V_{CC}$  drops from the operating voltage, below the Power On Reset (POR) threshold voltage, all operations are disabled and the device will not respond to any instruction.

A stable and valid  $V_{CC}$  must be applied before applying any logic signal.

#### Power-down

At Power-down, the device must be deselected. Chip Select  $(\overline{S})$  should be allowed to follow the voltage applied on V<sub>CC</sub>.

#### **Active Power and Standby Power Modes**

When Chip Select  $(\overline{S})$  is Low, the device is selected, and in the Active Power mode. The device consumes I<sub>CC</sub>, as specified in Table 13. to Table  $17.$ 

When Chip Select  $(\overline{S})$  is High, the device is deselected. If an Erase/Write cycle is not currently in progress, the device then goes in to the Standby Power mode, and the device consumption drops to  $lcc<sub>1</sub>$ .

#### **Hold Condition**

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select (S) Low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven Low at the same time as Serial Clock (C) already being Low (as shown in Figure  $6.$ ).

The Hold condition ends when the Hold (HOLD) signal is driven High at the same time as Serial Clock (C) already being Low.

Figure 6. also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being Low.



**Figure 6. Hold Condition Activation** 

### **Status Register**

Figure 7. shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions.

SRWD bit. The Status Register Write Disable (SRWD) bit is operated in conjunction with the<br>Write Protect (W) signal. The Status Register<br>Write Disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits.

## **Table 3. Status Register Format**



## **Data Protection and Protocol Control**

Non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. Consequently, the



device features the following data protection mechanisms:

- Write and Write Status Register instructions  $\blacksquare$ are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
	- Power-up
	- Write Disable (WRDI) instruction completion
	- Write Status Register (WRSR) instruction completion
	- Write (WRITE) instruction completion
- The Block Protect (BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect  $(\overline{W})$  signal allows the Block Protect (BP1, BP0) bits to be protected. This is the Hardware Protected Mode (HPM).

For any instruction to be accepted, and executed, Chip Select  $(\overline{S})$  must be driven High after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial  $Clock(C)$ .

Two points need to be noted in the previous sentence:

- The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.

**AVI** 



# **MEMORY ORGANIZATION**

The memory is organized as shown in Figure 7..

## Figure 7. Block Diagram

 $\sqrt{11}$ 



# **INSTRUCTIONS**

Each instruction starts with a single-byte code, as<br>summarized in Table 5..

If an invalid instruction is sent (one not contained<br>in  $Table 5$ .), the device automatically deselects itself.

## **Table 5. Instruction Set**





#### **Write Enable (WREN)**

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in Figure  $8.$ , to send this instruction to the device, Chip Select  $(\overline{S})$  is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven High.



## Figure 8. Write Enable (WREN) Sequence

## **Write Disable (WRDI)**

*ky* 

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.

As shown in Figure 9., to send this instruction to<br>the device, Chip Select  $(S)$  is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven High.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.



#### **Read Status Register (RDSR)**

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 10.

The status and control bits of the Status Register are as follows:

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

**WEL bit.** The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) beagainst protected Write (WRITE) comes instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

**SRWD bit.** The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect  $(\overline{W})$ signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect  $(\overline{W})$  is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution

**AVI** 





14/39

#### **Write Status Register (WRSR)**

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) Low, followed by the instruction code and the data byte on Serial Data Input (D).

The instruction sequence is shown in Figure 11.

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0.

Chip Select  $(\overline{S})$  must be driven High after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select  $(\overline{S})$  is driven High, the selftimed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3.

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect  $\overline{W}$  signal. The Status Register Write Disable (SRWD) bit and Write Protect  $(\overline{W})$ signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

**Table 6. Protection Modes** 

$\overline{\mathbf{w}}$	<b>SRWD</b>	Mode	<b>Memory Content</b> <b>Write Protection of the</b>		
Signal	<b>Bit</b>		<b>Status Register</b>	Protected Area <sup>1</sup>	Unprotected Area <sup>1</sup>
			Status Register is Writable		
0	0	Software Protected (SPM)	(if the WREN instruction has set the WEL bit) The values in the BP1 and BP0 bits can be changed	<b>Write Protected</b>	Ready to accept Write instructions
$\Omega$		Hardware Protected (HPM)	Status Register is Hardware write protected The values in the BP1 and BP0 bits cannot be changed	<b>Write Protected</b>	Ready to accept Write instructions

Note: 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 6.

The protection features of the device are summarized in Table 4.

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect  $(\overline{W})$  is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect  $(\overline{W})$ :

- If Write Protect  $(\overline{W})$  is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.
- If Write Protect  $(\overline{W})$  is driven Low, it is *not* possible to write to the Status Register even if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect

*kvi* 

(BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:

- by setting the Status Register Write Disable  $(SRWD)$  bit after driving Write Protect ( $\overline{W}$ ) Low
- or by driving Write Protect  $(\overline{W})$  Low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect  $(\overline{W})$ High.

If Write Protect  $(\overline{W})$  is permanently tied High, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

*ki* 





#### **Read from Memory Array (READ)**

As shown in Figure 12., to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).

If Chip Select  $(\overline{S})$  continues to be driven Low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction

The Read cycle is terminated by driving Chip Select  $(\overline{S})$  High. The rising edge of the Chip Select  $(\overline{S})$  signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.



Note: The most significant address bits (b15 for the M95256, and bits b15 and b14 for the M95128) are Don't Care.

*ky* 

#### **Write to Memory Array (WRITE)**

As shown in Figure 13., to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven Low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Se $lect$  ( $\overline{S}$ ) High at a byte boundary of the input data. In the case of Figure 13., this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period twc (as specified in Table 18. to Table 22.), at the end of which the Write in Progress (WIP) bit is reset to 0.

If, though, Chip Select  $(\overline{S})$  continues to be driven Low, as shown in Figure 14., the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size of these devices is 64 bytes).

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select  $(\overline{S})$  being driven High, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)
- if the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.

**AVI** 



Note: The most significant address bits (b15 for the M95256, and bits b15 and b14 for the M95128) are Don't Care.

## Figure 13. Byte Write (WRITE) Sequence

Figure 14. Page Write (WRITE) Sequence



Note: The most significant address bits (b15 for the M95256, and bits b15 and b14 for the M95128) are Don't Care.

# POWER-UP AND DELIVERY STATE

## **Power-up State**

After Power-up, the device is in the following state:

- **Standby Power mode**  $\equiv$
- deselected (after Power-up, a falling edge is<br>required on Chip Select (S) before any  $\equiv$ instructions can be started).
- not in the Hold Condition  $\overline{\phantom{0}}$
- $\equiv$ the Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous powerdown (they are non-volatile bits).

#### **Initial Delivery State**

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.



## **MAXIMUM RATING**

Stressing the device outside the ratings listed in Table 7. may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	<b>Parameter</b>	Min.	Max.	Unit
$\mathsf{T}_{\text{STG}}$	Storage Temperature	$-65$	150	°C
$\mathsf{T}_{\mathsf{LEAD}}$	Lead Temperature during Soldering	See note <sup>1</sup>		°C
V <sub>o</sub>	<b>Output Voltage</b>	$-0.50$	$V_{CC}$ +0.6	
$V_{1}$	Input Voltage	$-0.50$	6.5	
$V_{\rm CC}$	Supply Voltage	$-0.50$	6.5	
<b>VESD</b>	Electrostatic Discharge Voltage (Human Body model) <sup>2</sup>	$-4000$	4000	

Table 7. Absolute Maximum Ratings

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup> 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500 $\Omega$ , R2=500 $\Omega$ )

# DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-

ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating Conditions (M95xxx)

Symbol	<b>Parameter</b>	Min.	Max.	Unit
<b>V<sub>CC</sub></b>	Supply Voltage	4.5	5.5	
T <sub>A</sub>	Ambient Operating Temperature (Device Grade 6)	$-40$	85	°C
	Ambient Operating Temperature (Device Grade 3)	$-40$	125	°C

#### Table 9. Operating Conditions (M95xxx-W)



Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

#### Table 10. Operating Conditions (M95xxx-R)



Note: 1. This product is under development. For more information, please contact your nearest ST sales office.





**Table 11, AC Measurement Conditions** 

Note: Output Hi-Z is defined as the point where data out is no longer driven.

#### Figure 15. AC Measurement I/O Waveform



## Table 12. Capacitance



Note: Sampled only, not 100% tested, at TA=25°C and a frequency of 5 MHz.

 $\sqrt{27}$ 

## M95256, M95128

Symbol	<b>Parameter</b>	<b>Test Condition</b>		Max.	Unit
Jц	Input Leakage Current	$V_{\text{IN}}$ = $V_{\text{SS}}$ or $V_{\text{CC}}$		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{S}$ = V <sub>CC</sub> , V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>CC</sub>		± 2	μA
$_{\rm lcc}$	<b>Supply Current</b>	$C = 0.1$ V $c$ $c/0.9$ V $c$ $c$ at 10MHz. $V_{CC}$ = 5 V, Q = open		5	mA
$I_{\rm CC1}$	<b>Supply Current</b> (Standby Power mode)	$\overline{S}$ = V <sub>CC</sub> , V <sub>CC</sub> = 5 V, $V_{IN}$ = $V_{SS}$ or $V_{CC}$		2	μA
$V_{IL}$	Input Low Voltage		$-0.45$	$0.3$ V <sub>cc</sub>	$\vee$
$V_{\text{IH}}$	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	$\vee$
$V_{OL}$ <sup>1</sup>	<b>Output Low Voltage</b>	$I_{OL}$ = 2 mA, $V_{CC}$ = 5 V		0.4	$\vee$
$V_{OH}$ <sup>1</sup>	<b>Output High Voltage</b>	$I_{OH} = -2$ mA, $V_{CO} = 5$ V	$0.8$ $V_{CC}$		V

Table 13. DC Characteristics (M95xxx, Device Grade 6)

Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.





Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.





Symbol	<b>Parameter</b>	<b>Test Condition</b>	Min.	Max.	Unit
Īц	Input Leakage Current	$V_{IN}$ = $V_{SS}$ or $V_{CC}$		± 2	μA
<b>I</b> LO	Output Leakage Current	$\overline{S}$ = V <sub>CC</sub> , V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>CC</sub>		± 2	μA
$_{\rm lcc}$	<b>Supply Current</b>	C = $0.1V_{CC}/0.9V_{CC}$ at 5 MHz, $V_{CC}$ = 2.5 V, Q = open		3	mA
$I_{\rm CC1}$	<b>Supply Current</b> (Standby Power mode)	$\overline{S}$ = V <sub>CC</sub> , V <sub>CC</sub> = 2.5 V, V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>		2	μA
$V_{IL}$	Input Low Voltage		$-0.45$	$0.3$ $V_{CC}$	V
$V_{\text{IH}}$	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
$V_{OL}$	<b>Output Low Voltage</b>	$I_{\text{OL}}$ = 1.5 mA, $V_{\text{CC}}$ = 2.5 V		0.4	V
$V_{OH}$	<b>Output High Voltage</b>	$I_{OH} = -0.4$ mA, $V_{CC} = 2.5$ V	$0.8$ $V_{CC}$		V

Table 16. DC Characteristics (M95xxx-W, Device Grade 3)

Table 17. DC Characteristics (M95xxx-R)

Symbol	<b>Parameter</b>	<b>Test Condition</b>	Min. <sup>1</sup>	Max. <sup>1</sup>	Unit
Īц.	Input Leakage Current	$V_{IN}$ = $V_{SS}$ or $V_{CC}$		± 2	μA
I <sub>LO</sub>	<b>Output Leakage Current</b>	$S = V_{CC}$ , $V_{OUT} = V_{SS}$ or $V_{CC}$		± 2	μA
$_{\rm lcc}$	<b>Supply Current</b>	$C = 0.1 V_{\rm CC}/0.9 V_{\rm CC}$ at 2 MHz, $V_{CC}$ = 1.8 V, Q = open		1 <sup>2</sup>	mA
$I_{\rm CC1}$	<b>Supply Current</b> (Standby Power mode)	$\overline{S}$ = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.8 V		$0.5^2$	μA
$V_{IL}$	Input Low Voltage		$-0.45$	$0.25$ $V_{CC}$	V
$V_{\text{IH}}$	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	$\vee$
$V_{OL}$	<b>Output Low Voltage</b>	$I_{OL}$ = 0.15 mA, $V_{CC}$ = 1.8 V		0.3	V
$V_{OH}$	<b>Output High Voltage</b>	$I_{OH}$ = -0.1 mA, $V_{CC}$ = 1.8 V	0.8 V <sub>CC</sub>		V

Note: 1. This product is under development. For more infomation, please contact your nearest ST sales office. 2. This is preliminary data.

 $\sqrt{27}$ 

# M95256, M95128



#### Table 18. AC Characteristics (M95xxx, Device Grade 6)

Note: 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_C$ (max)

2. Value guaranteed by characterization, not 100% tested in production.



Test conditions specified in Table 11. and Table 8.								
Symbol	Alt.	<b>Parameter</b>	Min.	Max.	Unit			
$f_{\rm C}$	$f_{SCK}$	<b>Clock Frequency</b>	D.C.	5	MHz			
tslch	tcss1	S Active Setup Time	90		ns			
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S Not Active Setup Time	90		ns			
t <sub>SHSL</sub>	$t_{\text{CS}}$	S Deselect Time	100		ns			
t <sub>CHSH</sub>	$t_{\text{CSH}}$	S Active Hold Time	90		ns			
t <sub>CHSL</sub>		S Not Active Hold Time	90		ns			
$t_{CH}$ <sup>1</sup>	t <sub>CLH</sub>	Clock High Time	90		ns			
$t_{CL}$ <sup>1</sup>	$t_{CLL}$	Clock Low Time	90		ns			
$t_{CLCH}$ <sup>2</sup>	t <sub>RC</sub>	<b>Clock Rise Time</b>		1	μs			
$t_{CHCL}$ <sup>2</sup>	t <sub>FC</sub>	Clock Fall Time		$\mathbf{1}$	μs			
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data In Setup Time	20		ns			
t <sub>CHDX</sub>	t <sub>DH</sub>	Data In Hold Time	30		ns			
tннсн		Clock Low Hold Time after HOLD not Active	70		ns			
t <sub>HLCH</sub>		Clock Low Hold Time after HOLD Active	40		ns			
t <sub>CHHL</sub>		Clock High Set-up Time before HOLD Active	60		ns			
t <sub>CHHH</sub>		Clock High Set-up Time before HOLD not Active	60		ns			
$t_{SHQZ}$ <sup>2</sup>	t <sub>DIS</sub>	Output Disable Time		100	ns			
tclov	tv	Clock Low to Output Valid		60	ns			
$t_{\text{CLQX}}$	tно	Output Hold Time	$\pmb{0}$		ns			
$t_{QLQH}$ <sup>2</sup>	t <sub>RO</sub>	Output Rise Time		50	ns			
$t_{\rm QHQL}$ $^2$	t <sub>FO</sub>	<b>Output Fall Time</b>		50	ns			
t <sub>HHQV</sub>	$t_{LZ}$	<b>HOLD</b> High to Output Valid		50	ns			
$t_{HLQZ}$ <sup>2</sup>	$t_{HZ}$	<b>HOLD</b> Low to Output High-Z		100	ns			
tw	twc	Write Time		$\mathbf 5$	ms			

Table 19, AC Characteristics (M95xxx, Device Grade 3)

Note: 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period, 1 /  $t_C$ (max)<br>2. Value guaranteed by characterization, not 100% tested in production.

 $\sqrt{1}$ 

# M95256, M95128



#### Table 20. AC Characteristics (M95xxx-W, Device Grade 6)

Note: 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_C$ (max)

2. Value guaranteed by characterization, not 100% tested in production.







Note: 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period, 1 /  $t_C$ (max)<br>2. Value guaranteed by characterization, not 100% tested in production.

 $\sqrt{27}$ 



#### Table 22. AC Characteristics (M95xxx-R)

Note: 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period, 1 /  $t_C$ (max)<br>2. Value guaranteed by characterization, not 100% tested in production.

2. This product is under development. For more information, please contact your nearest ST sales office.<br>4. This is preliminary data.







Figure 17. Hold Timing



$$
\overline{\mathbf{M}}
$$

# M95256, M95128

# Figure 18. Output Timing



 $\sqrt{11}$ 

# PACKAGE MECHANICAL



## Table 23. PDIP8 - 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data





## Figure 20. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Outline

Note: Drawing is not to scale.

Symb.		mm			inches		
	Typ.	Min.	Max.	Typ.	Min.	Max.	
$\boldsymbol{\mathsf{A}}$		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
$\sf B$		0.33	0.51		0.013	0.020	
$\mathsf C$		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
Ε		3.80	4.00		0.150	0.157	
${\bf e}$	1.27	-	-	0.050	—	—	
H		5.80	6.20		0.228	0.244	
$\sf h$		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
$\alpha$		$0^{\circ}$	$8^{\circ}$		$0^{\circ}$	$8^{\circ}$	
${\sf N}$		$\bf 8$		$\,8\,$			
<b>CP</b>			0.10			0.004	

 $\sqrt{2}$ 

## Table 24. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data



# Figure 21. SO8 wide - 8 lead Plastic Small Outline, 200 mils body width, Package Outline

Note: Drawing is not to scale.

		mm			inches	
Symb.	Typ.	Min.	Max.	Typ.	Min.	Max.
$\boldsymbol{\mathsf{A}}$			2.03			0.080
A1		0.10	0.25		0.004	0.010
A2			1.78			0.070
B		0.35	0.45		0.014	0.018
$\mathsf C$	0.20	-	$\overline{\phantom{0}}$	0.008	-	Ξ.
D		5.15	5.35		0.203	0.211
E		5.20	5.40		0.205	0.213
e	1.27	-	-	0.050	-	-
$\mathsf{H}$		7.70	8.10		0.303	0.319
L		0.50	0.80		0.020	0.031
$\alpha$		$0^{\circ}$	$10^{\circ}$		$0^{\circ}$	$10^{\circ}$
${\sf N}$		8		8		
CP			0.10			0.004

## Table 25. SO8 wide - 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data

 $\sqrt{27}$ 



# Figure 22. TSSOP8 - 8 lead Thin Shrink Small Outline, Package Outline

Note: Drawing is not to scale.





 $\sqrt{27}$ 

## **PART NUMBERING**

## **Table 27. Ordering Information Scheme**



blank = Standard SnPb plating

P = Lead-Free and RoHS compliant G = Lead-Free, RoHS compliant, Sb<sub>2</sub>O<sub>3</sub>-free and TBBA-free

Note: 1. ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

 $\sqrt{11}$ 

# **REVISION HISTORY**

## **Table 28. Document Revision History**



 $\sqrt{27}$ 

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -<br>Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United King www.st.com

*ST*